here is list of all lectures.
1 . Introduction & Overview to Digital Logic
2 . Number Systems
3 . Number Systems (contd.)
4 . Number Systems & Codes
5 . Logic Gates
6 . Logic Gates & Operational Characteristics
7 . Digital Circuits and Operational Characteristics
8 . Boolean Algebra and Logic Simplification
9 . Boolean Algebra and Logic Simplification (contd.)
10 . Karnaugh Map & Boolean Expression Simplification
11 . Karnaugh Map & Boolean Expression Simplification (contd.)
12 . Comparator
13 . Odd-Prime Number Detector
14 . Implementation of an Odd-Parity Generator Circuit
15 . BCD Adder
16 . 16-Bit ALU
17 . The 74XX138 3-to-8 Decoder
18 . Multiplexer
19 . Demultiplexer
20 . Implementing constant 0s and 1s
21 . The GAL16V8
22 . ABEL input file of a Quad 1-of-4 MUX
23 . Application of S-R Latch
24 . Applications of Edge-Triggered D Flip-flop
25 . Asynchronous Preset and Clear Inputs
26 . The 555 Timer
27 . Down Counters
28 . Timing diagram of a Synchronous Decade Counter
29 . Up/Down Counter
30 . Digital Clock
31 . Design of Synchronous Counters
32 . D flip-flop based Implementation
33 . State Assignment Current Lesson
34 . Shift Registers
35 . Applications of Shift Registers
36 . Programmable Sequential Logic
37 . Design Example: Elevator Control System
38 . Design Example: Traffic Signal Control System
39 . Memory
40 . Decoding large memories
41 . Read and Write Cycles
42 . FLASH Memory Array
43 . Special Type of Memories
44 . Introduction to FPGAs
45 . Successive –Approximation Analogue to Digital Converter
Thanks
You received this message because you are subscribed to the Google Groups "Virtual University of Pakistan" group.
To post to this group, send email to discussion_vu@googlegroups.com.
To unsubscribe from this group, send email to discussion_vu+unsubscribe@googlegroups.com.
For more options, visit this group at http://groups.google.com/group/discussion_vu?hl=en.
No comments:
Post a Comment